
SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

- Low Supply Voltage Range 2.5 V to 5.5 V
- Ultralow-Power Consumption:
 - Active Mode: 330 μA at 1 MHz, 3 V
 Standby Mode: 1.5 μA
 - Off Mode (RAM Retention): 0.1 μ A
- Wake-up From Standby Mode in less than 6 μs
- 16-Bit RISC Architecture, 200 ns Instruction Cycle Time
- Basic Clock Module Configurations:
 - Various Internal Resistors
 - Single External Resistor
 - 32 kHz Crystal
 - High Frequency Crystal
 - Resonator
 - External Clock Source
- 16-Bit Timer_A With Three Capture/Compare Registers

description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs.

- Serial Onboard Programming
- Program Code Protection by Security Fuse
- Family Members Include: MSP430C111: 2k Byte ROM, 128 Byte RAM MSP430C112: 4k Byte ROM, 256 Byte RAM MSP430P112: 4k Byte OTP, 256 Byte RAM
- EPROM Version Available for Prototyping:
 PMS430E112: 4k Byte EPROM, 256 Byte RAM
- Available in a 20-Pin Plastic Small-Outline Wide Body (SOWB) Package, 20-Pin Ceramic Dual-In-Line (CDIP) Package (EPROM Only)
- For Complete Module Descriptions, Refer to the *MSP430x1xx Family User's Guide*, Literature Number SLAU049



The MSP430x11x series is an ultra low-power mixed signal microcontroller with a built in 16-bit timer and fourteen I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data and display them or transmit them to a host system. Stand alone RF sensor front-end is another area of application.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998 – 2004, Texas Instruments Incorporated

SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

AVAILABLE OPTIONS					
	PACKAGED	DEVICES			
TA	SOWB 20-Pin (DW)	CDIP 20-Pin (JL)			
–40°C to 85°C	MSP430C1111DW MSP430C112IDW MSP430P112IDW				
25°C	_	PMS430E112JL			

functional block diagram





SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

Terminal Functions

TERMINAL	NO.	I/O	DESCRIPTION
P1.0/TACLK	13	I/O	Constal surross digital I/O sis/Timer, A. alask signal TACL K issut
	-		General-purpose digital I/O pin/Timer_A, clock signal TACLK input
P1.1/TA0	14	I/O	General-purpose digital I/O pin/Timer_A, Capture: CCI0A input, Compare: Out0 output
P1.2/TA1	15	I/O	General-purpose digital I/O pin/Timer_A, Capture: CCI1A input, Compare: Out1 output
P1.3/TA2	16	I/O	General-purpose digital I/O pin/Timer_A, Capture: CCI2A input, Compare: Out2 output
P1.4/SMCLK/TCK	17	I/O	General-purpose digital I/O pin/SMCLK signal output/Test clock, input terminal for device programming and test
P1.5/TA0/TMS	18	I/O	General-purpose digital I/O pin/Timer_A, Compare: Out0 output/test mode select, input terminal for device programming and test.
P1.6/TA1/TDI	19	I/O	General-purpose digital I/O pin/Timer_A, Compare: Out1 output/test data input terminal.
P1.7/TA2/TDO/TDI	20	I/O	General-purpose digital I/O pin/Timer_A, Compare: Out2 output/test data output terminal or data input during programming.
P2.0/ACLK	8	I/O	General-purpose digital I/O pin/ACLK output
P2.1/INCLK	9	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK
P2.2/TA0	10	I/O	General-purpose digital I/O pin/Timer_A, Capture: CCI0B input, Compare: Out0 output
P2.3/TA1	11	I/O	General-purpose digital I/O pin/Timer_A, Capture: CCI1B input, Compare: Out1 output
P2.4/TA2	12	I/O	General-purpose digital I/O pin/Timer_A, Compare: Out2 output
P2.5/ROSC	3	I/O	General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency
RST/NMI	7	I	Reset or nonmaskable interrupt input
TEST/VPP	1	I	Selects test mode for JTAG pins on Port1/programming voltage input during EPROM programming
V _{CC}	2		Supply voltage
V _{SS}	4		Ground reference
XIN	6	Ι	Input terminal of crystal oscillator
XOUT/TCLK	5	I/O	Output terminal of crystal oscillator or test clock input



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g. CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	•		MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	•	•	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	•	•	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	•	•	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	•		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	٠		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

Table 2. Address Mode Descriptions

NOTE: S = source D = destination



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
 - CPU is disabled
 ACLK and SMCLK remain active. MCLK is disabled
 DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
 - CPU is disabled MCLK and SMCLK are disabled DCO's dc-generator remains enabled ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled MCLK and SMCLK are disabled DCO's dc-generator is disabled ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled ACLK is disabled MCLK and SMCLK are disabled DCO's dc-generator is disabled Crystal oscillator is stopped



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the ROM with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog	WDTIFG (see Note1)	Reset	0FFFEh	15, highest
NMI, oscillator fault	NMIIFG, OFIFG (see Note 1)	(non)-maskable, (non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
			0FFF6h	11
Watchdog Timer	WDTIFG	maskable	0FFF4h	10
Timer_A3	TACCR0 CCIFG (see Note 2)	maskable	0FFF2h	9
Timer_A3	TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2)	maskable	0FFF0h	8
			0FFEEh	7
			0FFECh	6
			0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags – see Note 3)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest

NOTES: 1. Multiple source flags

2. Interrupt flags are located in the module

3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) are implemented on the '11x devices.




SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1




Legend

rw: rw-0,1: rw-(0,1): Bit can be read and written. Bit can be read and written. It is Reset or Set by PUC Bit can be read and written. It is Reset or Set by POR SFR bit is not present in device.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

memory organization



peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP430x1xx Family User's Guide, literature number SLAU049.

oscillator and system clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

digital I/O

There are two 8-bit I/O ports implemented—ports P1 and P2 (only six P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

NOTE:

Six bits of Port P2, P2.0 to P2.5, are available on external pins – but all control and data bits for Port P2 are implemented.



watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

		Timer_A3 Sig	Inal Connections		
Input Pin Number	Device Input Signal	Module Input Name	Module Block	Module Output Signal	Output Pin Number
13 - P1.0	TACLK	TACLK			
	ACLK	ACLK	T		
	SMCLK	SMCLK	Timer	NA	
9 - P2.1	INCLK	INCLK			
14 - P1.1	TA0	CCI0A			14 - P1.1
10 - P2.2	TA0	CCI0B	0050	74.0	18 - P1.5
	DVSS	GND	CCR0	TAO	10 - P2.2
	DVCC	V _{CC}			
15 - P1.2	TA1	CCI1A			15 - P1.2
11 - P2.3	TA1	CCI1B	0054	T 1 (19 - P1.6
	DVSS	GND	CCR1	TA1	11 - P2.3
	DVCC	VCC			
16 - P1.3	TA2	CCI2A			16 - P1.3
	ACLK (internal)	CCI2B	0050		20 - P1.7
	DVSS	GND	CCR2	TA2	12 - P2.4
	DVCC	VCC			



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

peripheral file map

PER	IPHERALS WITH WORD ACCES	S	
Watchdog	Watchdog/Timer Control	WDTCTL	0120h
Timer_A	TAIV TACTL TACCTL0 TACCTL1 TACCTL2 TAR TACCR0 TACCR1 TACCR1 TACCR2	012Eh 0160h 0162h 0164h 0166h 0168h 016Ch 016Ch 016Ch 0170h 0172h 0174h 0176h 0178h 017Ah 017Ch 017Ch 017Eh	
	RIPHERALS WITH BYTE ACCES	S	
Basic Clock	Basic Clock Sys. Control2 Basic Clock Sys. Control1 DCO Clock Freq. Control	BCSCTL2 BCSCTL1 DCOCTL	058h 057h 056h
EPROM	EPROM Control	EPCTL	054h
Port P2	Port P2 Selection Port P2 Interrupt Enable Port P2 Interrupt Edge Select Port P2 Interrupt Flag Port P2 Direction Port P2 Output Port P2 Input	P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 Selection Port P1 Interrupt Enable Port P1 Interrupt Edge Select Port P1 Interrupt Flag Port P1 Direction Port P1 Output Port P1 Input	P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	026h 025h 024h 023h 022h 021h 020h
Special Function	SFR Interrupt Flag1 SFR Interrupt Enable1	IFG1 IE1	002h 000h



SLAS196D-DECEMBER 1998 - REVISED SEPTEMBER 2004

absolute maximum ratings[†]

Voltage applied at V_{CC} to V_{SS}	–0.3 V to 6 V
Voltage applied to any pin (see Note)	–0.3 V to V _{CC} +0.3 V
Diode current at any device terminal	±2 mA
Storage temperature, T _{sta} (unprogrammed device)	–55°C to 150°C
Storage temperature, T _{stg} (programmed device)	–40°C to 85°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

recommended operating conditions

		MIN	NOM	MAX	UNITS
	MSP430C11x	2.5		5.5	V
Supply voltage, V _{CC}	MSP430P112	2.7		5.5	V
	PMS430E112	2.7		5.5	V
Supply voltage during programming, V _{CC}	MSP430P112	4.5	5	5.5	V
Supply voltage during programming, VCC	MSP430E112	4.5	5	5.5	V
	MSP430C11x				
Dperating free-air temperature range, T _A	85	°C			
	$\frac{MSP430C11x}{MSP430P112} 2.5 5.5}{MSP430P112} 2.7 5.5}$ $\frac{MSP430P112}{PMS430E112} 2.7 5.5}{PMS430E112} 4.5 5 5.5}$ $\frac{MSP430P112}{A.5 5 5.5} 5.5$ $\frac{MSP430C11x}{MSP430P112} -40 85$ $\frac{MSP430P112}{PMS430E112} 25$ $\frac{MSP430E112}{PMS430E112} 25$ $\frac{V_{CC} = 3 V}{CC} = 5 V dc 22$ $\frac{V_{CC} = 3 V}{CC} = 3 V dc 2.73$				
XTAL frequency, f _(XTAL) ,(ACLK signal)			32768		Hz
Processory from the (DMC 420D/E 112) (MCL // circol)	VCC = 3 V	dc		2	MHz
Processor frequency f _(System) (PMS430P/E112) (MCLK signal)	$V_{CC} = 5 V$	dc		5.35	IVITIZ
	$V_{CC} = 3 V$	dc		2.73	
Processor frequency f _(system) (MCLK signal) (MSP430C11x)	$V_{CC} = 5 V$	dc		5.35	MHz





Figure 1. C Version Frequency vs Supply Voltage



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

recommended operating conditions (continued)



NOTE: Minimum processor frequency is defined by system clock.

Figure 2. P/E Version Frequency vs Supply Voltage



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN NOM	MAX	UNIT		
			T _A = -40°C +85°C, f(MCLK) = f(SMCLK) = 1 MHz,	VCC = 3 V	330	400	μA		
		C11x	f(ACLK) = 32,768 Hz	$V_{CC} = 5 V$	630	700	μА		
		CIIX	$T_{A} = -40^{\circ}C + 85^{\circ}C,$	$V_{CC} = 3 V$	3.4	4	μA		
			f(MCLK) = f(SMCLK) = f(ACLK) = 4096 Hz	$V_{CC} = 5 V$	7.8	10	μА		
l(AM)	Active mode		$T_A = -40^{\circ}C + 85^{\circ}C,$	VCC = 3 V	400	500			
		P112	fMCLK = f(SMCLK) = 1 MHz, f(ACLK) = 32,768 Hz	V _{CC} = 5 V	730	900	μA		
		1 112	$T_{A} = -40^{\circ}C + 85^{\circ}C,$	V _{CC} = 3 V	3.4	4			
			f(MCLK) = f(SMCLK) = f(ACLK) = 4096 Hz	V _{CC} = 5 V	7.8	10	μA		
		C11x	T _A = -40°C +85°C, f _{MCLK} = 0 MHz,	VCC = 3 V	51	60	μΑ		
I(CPUOff)	Low power mode, (LPM0)	CIIX	f(SMCLK) = 1 MHz, $f(ACLK) = 32,768$ Hz	$V_{CC} = 5 V$	120	150			
		P112	$T_A = -40^{\circ}C + 85^{\circ}C, f_{(MCLK)} = 0 MHz,$	VCC = 3 V	70	85			
			f(SMCLK) = 1 MHz, f(ACLK) = 32,768 Hz	$V_{CC} = 5 V$	125	170			
	l europeande (l		$T_A = -40^{\circ}C + 85^{\circ}C$,	$V_{CC} = 3 V$	8	22			
l(LPM2)	Low power mode, (I	LPIVIZ)	f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 0, Rsel = 3	V _{CC} = 5 V	16	35	μA		
					$T_A = -40^{\circ}C$ f(MCLK) = f(SMCLK) = 0 MHz,		2	2.6	
			$T_A = 25^{\circ}C$ $f_{(ACLK)} = 32,768$ Hz,	V _{CC} = 3 V	1.5	2.2	μΑ		
1	Low power mode, (I		$T_A = 85^{\circ}C$ SCG0 = 1		1.85	2.2			
I(LPM3)	Low power mode, (i		$T_A = -40^{\circ}C$	V _{CC} = 5 V	6.3	8			
			$T_{A} = 25^{\circ}C \qquad f(MCLK) = f(SMCLK) = 0 \text{ MHz}, f(ACLK) = 32,768 \text{ Hz}, SCG0 = 1$		5.1	7			
			$T_A = 85^{\circ}C$		5.1	7			
			$T_A = -40^{\circ}C$ f(MCLK) = f(SMCLK) = 0 MHz,		0.1	0.8			
l(LPM4)	Low power mode, (I	LPM4)	$T_A = 25^{\circ}C$ $f(ACLK) = 0$ Hz,	V _{CC} = 3 V/ 5 V	0.1	0.8	μA		
			$T_A = 85^{\circ}C$ SCG0 = 1	Ű	0.4	1			

supply current (into V_{CC}) excluding external current

NOTE: All inputs are tied to V_{SS} or V_{CC}. Outputs do not source or sink any current.

current consumption of active mode versus system frequency

 $I_{AM} = I_{AM[1 \text{ MHz}]} \times f_{system} [MHz]$

current consumption of active mode versus supply voltage

 $I_{AM} = I_{AM[3 \text{ V}]} + 175 \text{ }\mu\text{A/V} \times (\text{V}_{CC}\text{--}3 \text{ V})$



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Schmitt-trigger inputs Port 1 to Port P2; P1.0 to P1.7, P2.0 to P2.5

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
V	Desitive going input threshold voltage	$V_{CC} = 3 V$	1.2	2.1	v
VIT+	VIT+ Positive-going input threshold voltage		2.3	3.4	V
N/		$V_{CC} = 3 V$	0.7	1.5	v
VIT-	Negative-going input threshold voltage	$V_{CC} = 5 V$	1.4	2.3	V
		$V_{CC} = 3 V$	0.3	1	v
V _{hys}	Input voltage hysteresis, (V _{IT+} – V _{IT} –)	$V_{CC} = 5 V$	0.6	1.4	

standard inputs RST/NMI, TCK, TMS, TDI

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
V_{IL}	Low-level input voltage		VSS	V _{SS} +0.8	V
VIH	High-level input voltage	V _{CC} = 3 V/5 V	0.7xV _{CC}	VCC	v

inputs Px.x, TAx

	PARAMETER	TEST CONDITIONS	VCC	MIN	NOM	MAX	UNIT
		3 V/ 5 V	1.5			cycle	
^t (int)	External Interrupt timing	Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1)	3 V	540			
		5 V	270			ns	
			3 V/ 5 V	1.5			cycle
t _(cap) Timer_A, capture timing	TA0, TA1, TA2. (see Note 2)	3 V	540				
				270			ns

NOTES: 1. The external signal sets the interrupt flag every time the minimum t_{int} cycle and time parameters are met. It may be set even with trigger signals shorter than t_{int}. Both the cycle and timing specifications must be met to ensure the flag is set.

The external capture signal triggers the capture event every time when the minimum t_{cap} cycles and time parameters are met. A capture may be triggered with capture signals even shorter than t_{cap}. Both the cycle and timing specifications must be met to ensure a correct capture of the 16-bit timer value and to ensure the flag is set.

internal signals TAx, SMCLK at Timer_A

	PARAMETER	TEST CONDITIONS	VCC	MIN	NOM MAX	UNIT
funn Innut fra	land francisco a		3 V	dc	10	N411-
^f (IN)	Input frequency	Internal TA0, TA1, TA2, t _H = t _L	5 V	dc	15	MHz
f(TAint)	Timer_A clock frequency	Internally, SMCLK signal applied	3 V/5 V	dc	fSystem	

leakage current (see Note 1)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
l _{lkg(Px.x)}		Port P1: P1.x, $0 \le x \le 7$ (see Note 2)	$V_{CC} = 3 V/5 V,$			±50	
	P _{X.X}) High-impendance leakage current	Port P2: P2.x, $0 \le \times \le 5$ (see Note 2)	$V_{CC} = 3 V/5 V,$			±50	nA

NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

outputs P2x, TAx

	PARAMETER	TEST COND	TEST CONDITIONS		MIN	NOM	MAX	UNIT
f(P20)		P2.0/ACLK,	C _L = 20 pF	3 V/5 V			1.1	
f(TAx)	Output frequency	TA0, TA1, TA2,	C _L = 20 pF	3 V/5 V	dc		fSystem	MHz
			f _{P20} = 1.1 MHz	3 V/ 5 V	40%		60%	
^t (Xdc)		P2.0/ACLK, CL = 20 pF	fP20 = fXTCLK		35%		65%	
, ,	Duty cycle of O/P frequency		fP20 = fXTCLK/n			50%		
^t (TAdc)		TA0, TA1, TA2, Duty cycle = 50%	C _L = 20 pF,	3 V/ 5 V		0	±50	ns

outputs Port 1 to P2; P1.0 to P1.7, P2.0 to P2.5

	PARAMETER TEST CONDITIONS				MIN	NOM MAX	UNIT
VOH High-level output voltage	I Park Jacob and and and the sec	$I_{(OH)} = -1.5 \text{ mA},$	$V_{CC} = 3 V/5 V,$	See Note 1	V _{CC} -0.4	V _{CC}	
	Hign-level output voltage	$I_{(OH)} = -4.5 \text{ mA},$	$V_{CC} = 3 V/5 V,$	See Note 2	V _{CC} -0.6	VCC	V
Vai		I _(OL) = 1.5 mA,	$V_{CC} = 3 V/5 V,$	See Note 1	VSS	V _{SS} +0.4	V
		I _(OL) = 4.5 mA,	$V_{CC} = 3 V/5 V,$	See Note 2	VSS	V _{SS} +0.6	V

NOTES: 1. The maximum total current, I_{OH} and I_{OL}, or all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

2. The maximum total current, I_{OH} and I_{OL}, or all outputs combined, should not exceed ±36 mA to hold the maximum voltage drop specified.

optional resistors, individually programmable with ROM code (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
R _(opt1)		$V_{CC} = 3 V/5 V$	2.1	4.1	6.2	kΩ
R _(opt2)		$V_{CC} = 3 V/5 V$	3.1	6.2	9.3	kΩ
R _(opt3)		$V_{CC} = 3 V/5 V$	6	12	18	kΩ
R _(opt4)		$V_{CC} = 3 V/5 V$	10	19	29	kΩ
R _(opt5)	Resistors, individually programmable with ROM code, all port pins,	$V_{CC} = 3 V/5 V$	19	37	56	kΩ
R _(opt6)	values applicable for pulldown and pullup	$V_{CC} = 3 V/5 V$	38	75	113	kΩ
R _(opt7)		$V_{CC} = 3 V/5 V$	56	112	168	kΩ
R _(opt8)		$V_{CC} = 3 V/5 V$	94	187	281	kΩ
R _(opt9)		$V_{CC} = 3 V/5 V$	131	261	392	kΩ
R _(opt10)		$V_{CC} = 3 V/5 V$	167	337	506	kΩ

NOTE 1: Optional resistors Roptx for pulldown or pullup are not programmed in standard OTP or EPROM devices MSP430P112 or PMS430E112.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PUC/POR

	PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
^t (POR_Delay)					150	250	μs
	7	$T_A = -40^{\circ}C$		1.5		2.4	V
VPOR	POR	$T_A = 25^{\circ}C$		1.2		2.1	V
		$T_A = 85^{\circ}C$	$V_{CC} = 3 V/5 V$	0.9		1.8	V
V _(min)				0		0.4	V
t(reset)	PUC/POR	Reset is accepted internally		2			μs




Figure 3. Power-On Reset (POR) vs Supply Voltage




Figure 4. V_{POR} vs Temperature



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

wake-up from lower power modes (LPMx)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
^t (LPM0)/ ^t (LPM2)			V _{CC} = 3 V/5 V		100		ns
t(LPM3)	Delay time	R _{Sel} = 4, DCO = 3, MOD = 0	$V_{CC} = 3 V/5 V$		2.6	6	μs
t(LPM4)		$R_{Sel} = 4$, DCO = 3, MOD = 0	$V_{CC} = 3 V/5 V$		2.8	6	μs

RAM

	PARAMETER	MIN	NOM	MAX	UNIT
V(RAMh)	CPU halted (see Note 1)	1.8			V

NOTE 1: This parameter defines the minimum supply voltage V_{CC} when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

DCO (MSP430P112)

PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
		V _{CC} = 3 V		0.12		
f(DCO03)	$R_{sel} = 0$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$		0.13		MHz
,		$V_{CC} = 3 V$		0.19		N411-
f(DCO13)	$R_{sel} = 1$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$		0.21		MHz
fraccio	$R_{sel} = 2$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$		0.31		MHz
f(DCO23)	$ X_{SE} = 2, DCC = 3, MOD = 0, DCCK = 0, X_{A} = 23 C$	$V_{CC} = 5 V$		0.34		
frages	$R_{sel} = 3$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$		0.5		MHz
f(DCO33)	$N_{Sel} = 3, DCC = 3, MOD = 0, DCCR = 0, T_A = 23 C$	$V_{CC} = 5 V$		0.55		
f(200)	$R_{sel} = 4$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	0.5	0.8	1.1	MHz
f(DCO43)	$R_{Sel} = 4$, $DCO = 3$, $MOD = 0$, $DCOR = 0$, $TA = 23 C$	$V_{CC} = 5 V$	0.6	0.9	1.2	IVITZ
f(DCO53)	$R_{sel} = 5$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	0.9	1.2	1.55	MHz
	Rigel = 0, DOO = 0, MOD = 0, DOOR = 0, TA = 20 0	$V_{CC} = 5 V$	1.1	1.4	1.7	IVITIZ
f(= 0.000)	$R_{sel} = 6$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	1.7	2	2.3	MHz
f(DCO63)	$R_{Sel} = 0$, $DCO = 3$, $MOD = 0$, $DCOR = 0$, $TA = 23 C$	$V_{CC} = 5 V$	2.1	2.4	2.7	
f	$R_{sel} = 7$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	VCC = 3 V	2.8	3.1	3.5	MHz
f(DCO73)	$R_{Sel} = 7, DCO = 3, MOD = 0, DCOR = 0, TA = 23 C$	$V_{CC} = 5 V$	3.8	4.2	4.5	
f(DCO47)	$R_{sel} = 4$, DCO = 7, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 3 V/5 V	FDCO40 x1.8	FDCO40 x2.2	FDCO40 x2.6	MHz
S _(Rsel)	S _R = f _{Rsel+1} /f _{Rsel}	V _{CC} = 3 V/5 V	1.4	1.65	1.9	
S(DCO)	S _{DCO} = f _{DCO+1} /f _{DCO}	V _{CC} = 3 V/5 V	1.07	1.12	1.16	ratio
	Temperature drift, R _{sel} = 4, DCO = 3,	$V_{CC} = 3 V$	-0.31	-0.36	-0.40	
Dt	MOD = 0 (see Note 1)	V _{CC} = 5 V	-0.33	-0.38	-0.43	%/°C
DV	Drift with V _{CC} variation, R _{sel} = 4, DCO = 3, MOD = 0 (see Note 1)	$V_{CC} = 3 V \text{ to } 5 V$	0	5	10	%/V

NOTE 1: These parameters are not production tested.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

DCO (MSP430C111, C112)

PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
		VCC = 3 V	0.04	0.07	0.10	
f(DCO03)	$R_{sel} = 0$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$	0.04	0.07	0.10	MHz
4		$V_{CC} = 3 V$	0.08	0.13	0.18	N411-
^f (DCO13)	$R_{sel} = 1$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$	0.08	0.13	0.18	MHz
frages	$R_{sel} = 2$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	0.15	0.22	0.30	MHz
f(DCO23)	$ 1_{Sel} = 2, \ DCC = 3, \ MCD = 0, \ DCCR = 0, \ 1_A = 23 \ C$	$V_{CC} = 5 V$	0.15	0.22	0.30	
($R_{sel} = 3$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	0.26	0.36	0.47	MHz
f(DCO33)	$R_{Sel} = 3$, $DCO = 3$, $MOD = 0$, $DCOR = 0$, $T_A = 23 C$	$V_{CC} = 5 V$	0.26	0.36	0.47	IVITIZ
(V _{CC} = 3 V	0.4	0.6	0.8	MHz
f(DCO43)	$R_{sel} = 4$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$	0.4	0.6	0.8	IVITIZ
		V _{CC} = 3 V	0.8	1.1	1.4	MHz
f(DCO53)	$R_{sel} = 5$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$	0.8	1.1	1.4	IVITIZ
6	$R_{sel} = 6$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 3 V	1.3	1.7	2.1	N411-
f(DCO63)	$R_{Sel} = 6$, $DCO = 3$, $MOD = 0$, $DCOR = 0$, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$	1.5	1.9	2.3	3 MHz
<i>t</i>		V _{CC} = 3 V	2.4	2.9	3.4	MHz
f(DCO73)	$R_{sel} = 7$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 5 V$	3.1	3.8	4.5	IVITIZ
f(DCO47)	$R_{sel} = 4$, DCO = 7, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 3 V/5 V	FDCO40 x1.8	FDCO40 x2.2	FDCO40 x2.6	MHz
S _(Rsel)	S _R = f _{Rsel+1} /f _{Rsel}	V _{CC} = 3 V/5 V	1.4	1.65	1.9	
S(DCO)	S _{DCO} = f _{DCO+1} /f _{DCO}	V _{CC} = 3 V/5 V	1.07	1.12	1.16	ratio
	Temperature drift, R _{sel} = 4, DCO = 3,	V _{CC} = 3 V	-0.31	-0.36	-0.40	or /o O
Dt	MOD = 0 (see Note 1)	V _{CC} = 5 V	-0.33	-0.38	-0.43	%/°C
DV	Drift with V _{CC} variation, $R_{sel} = 4$, DCO = 3, MOD = 0 (see Note 1)	$V_{CC} = 3 V \text{ to } 5 V$	0	5	10	%/V

NOTE 1: These parameters are not production tested.




Figure 5. DCO Characteristics



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for f_(DCOx0) to f_(DCOx7) are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps Rsel1, ... Rsel6 overlaps Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter S_{DCO}.
- Modulation control bits MOD0 to MOD4 select how often f_(DCO+1) is used within the period of 32 DCOCLK cycles. The frequency f_(DCO) is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{(DCO)} \times f_{(DCO+1)}}{MOD \times f_{(DCO)} + (32 - MOD) \times f_{(DCO+1)}}$$

crystal oscillator, XIN, XOUT

	PARAMETER	TEST CONDITIONS	MIN NO	MAX	UNIT
C _{XIN}	Capacitance at input	$V_{CC} = 3 V/5 V$	1	2	pF
CXOUT	Capacitance at output	$V_{CC} = 3 V/5 V$	1	2	pF
VIL	Input levels at XIN	$V_{0,0} = 2 V/E V (000 \text{ Note } 2)$	VSS	0.2×VCC	V
VIH		$V_{CC} = 3 V/5 V$ (see Note 2)	0.8×VCC	VCC	V

NOTES: 1. The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

EPROM Memory, P- and E- versions only (see Note 1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	NOM	MAX	UNIT
V _(PP)	Programming voltage, applied to TEST/VPP			12	12.5	13	V
I(PP)	Current from programming voltage source					70	mA
t(pps)	Programming time, single pulse			5			ms
t(ppf)	Programming time, fast algorithm				100		μs
P _(n)	Number of pulses for successful programming			4		100	Pulse
^t (erase)	Erase time: Wave length 2537 Å at 15 Ws/cm ² (UV lamp of 12 mW/ cm ²)			30			min
-(61836)	Write/erase cycles			1000			cycles
	Data retention Tj < 55°C			10			Year

NOTES: 1. Refer to the Recommended Operating Conditions for the correct V_{CC} during programming.

JTAG Interface

	PARAMETER	TEST CONDITIONS	v _{cc}	MIN	NOM MAX	UNIT
			3 V	DC	5	
ftck	TCK input frequency	see Note 1	5 V	DC	10	MHz

NOTES: 1. f_{TCK} may be restricted to meet the timing requirements of the module selected.

JTAG Fuse (see Note 1)

	PARAMETER	TEST CONDITIONS	v _{cc}	MIN	NOM	МАХ	UNIT
	Fuse blow voltage, C versions (see Note 2)		3 V/ 5 V	5.5		6	V
V _{FB}	Fuse blow voltage, E/P versions (see Note 2)		3 V/ 5 V	11		13	V
I _{FB}	Supply current into TEST/VPP during fuse blow					100	mA
t _{FB}	Time to blow fuse					1	ms

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.

2. The fuse blow voltage is applied to the TEST/VPP pin.




SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

APPLICATION INFORMATION

input/output schematic






NOTE: x = Bit Identifier, 0 to 3 For Port P1

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	V _{SS}	P1IN.0	TACLK [†]	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal [†]	P1IN.1	CCI0A [†]	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal [†]	P1IN.2	CCI1A [†]	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal [†]	P1IN.3	CCI2A [†]	P1IE.3	P1IFG.3	P1IES.3

[†]Signal from or to Timer_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.






SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

APPLICATION INFORMATION

input/output schematic (continued)

Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features



PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal [†]	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal [†]	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal [†]	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7

[†]Signal from or to Timer_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.




SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

APPLICATION INFORMATION

input/output schematic (continued)

Port P2, P2.0 to P2.4, input/output with Schmitt-trigger



NOTE: x = Bit Identifier, 0 to 4 For Port P2

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	V _{SS}	P2IN.1	INCLK [†]	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	Out0 signal [†]	P2IN.2	CCI0B [†]	P2IE.2	P2IFG.2	P1IES.2
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal [†]	P2IN.3	CCI1B [†]	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal [†]	P2IN.4	unused	P2IE.4	P2IFG.4	P1IES.4

[†]Signal from or to Timer_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.




SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

APPLICATION INFORMATION

input/output schematic (continued)

Port P2, P2.5, input/output with Schmitt-trigger and ROSC function for the Basic Clock module



NOTE: DCOR: Control bit from basic clock module if it is set, P2.5 is disconnected from P2.5 pad

PnSel.x	PnDIR.x	Director Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.5	P2DIR.5	P2DIR.5	P2OUT.5	VSS	P2IN.5	unused	P2IE.5	P2IFG.5	P2IES.5


NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

APPLICATION INFORMATION

input/output schematic (continued)



NOTE: x = Bit identifier, 6 to 7 for Port P2 without external pins

P2Sel.x	P2DIR.x	Dir. Control from module	P2OUT.x	Module X OUT	P2IN.x	Module X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	VSS	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	VSS	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE: A good use of the unbonded bits 6 and 7 of port P2 is to use the interrupt flags. The interrupt flags can not be influenced from any signal other than from software. They work then as soft interrupt.



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

APPLICATION INFORMATION

JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 6). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 6. Fuse Check Mode Current, MSP430x11x




SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



SLAS196D- DECEMBER 1998 - REVISED SEPTEMBER 2004

MSP430C111IDW, MSP430C112IDW, MSP430P112IDW pin out



PMS430E112 pin out

JL PACKAGE (TOP VIEW)									
TEST/VPP [V _{CC}] P2.5/R _{OSC} [V _{SS}] XOUT/TCLK [XIN [RST/NMI] P2.0/ACLK [P2.1/INCLK] P2.2/TA0 [1 20 2 19 3 18 4 17 5 - 16 6 - 15 7 14 8 13 9 12 10 11	P1.7/TA2/TDO/TDI P1.6/TA1/TDI P1.5/TA0/PMS P1.4/SMCLK/TCK P1.3/TA2 P1.2/TA1 P1.1/TA0 P1.0/TACLK P2.4/TA2 P2.3/TA1							
		J							



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
MSP-EVK430A110	OBSOLETE			0		TBD	Call TI	Call TI
MSP430P112IDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PMS430E112JL	ACTIVE	CDIP	JL	20	1	TBD	Call TI	Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.




MECHANICAL DATA

MCER003A - JANUARY 1997

JL (R-GDIP-T20)

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only
- E. Falls within MIL-STD-1835 GDIP1-T20



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated